3	(a) loading a first vector into a first register, said first vector comprising a		
4	plurality of N-bit elements;		
5	(b) loading a second vector into a second register, said second vector		
6	comprising a plurality of N-bit elements;		
7	(c) executing an arithmetic instruction for at least one pair consisting of an		
8	N-bit element in said first register and an N-bit element in said second register, to produce a		
9	resulting element;		
10	(d) writing said resulting element into an M-bit element of an accumulator,		
11	wherein M is greater than N;		
12	(e) transforming said resulting element in said accumulator into a width of		
13	N-bits; and		
14	(f) writing said resulting element into a third register.		
1	The method as recited in claim 41, wherein said accumulator comprises a plurality of M-		
2	bit elements and wherein steps (c)-(f) operate on a plurality of elements of said first and second		
3	vectors to produce a resultant vector formed from a plurality of resulting elements written to said		
4	third register.		
	2		
1 .	The method as recited in claim 42, further comprising a step before step (c) of:		
2	selecting an element from said second register; and		
3	copying said element into all other elements in said second register.		
1	The method as recited in claim 42, further comprising a step before step (f) of:		
2	selecting a subset of said resulting elements in said accumulator for writing to said		
3	third register, said subset being chosen from any one of: the low third bits, the middle third bits,		
4	and the high third bits of said resulting elements in said accumulator.		
1	The method as recited in claim 42, wherein M is equal to three times N.		
1	The method as recited in claim \$5, wherein N is equal to eight or sixteen.		

BAR.

The method as recited in claim 42, wherein said resulting elements in said accumulator are wrapped around the representable range of said resulting elements.

The method as recited in claim 42, further comprising a step before step (f) of: 1 2 dividing said resulting elements stored in said accumulator into a plurality of 3 subsets: writing each subset to at least one of a plurality of registers, each of said plurality of registers having a width smaller than said accumulator width. 5 The method as recited in claim 41, wherein said loading step (a) and said loading step (b) are not formatted. 2 1050. The method as recited in claim 41, further comprising a step before step (d) of: 2 formatting said resulting element as specified in said arithmetic instruction. The method as recited in clay M, wherein said arithmetic instruction is any one of: 2 addition, multiplication and subtraction. The method as recited in claim 41, wherein step (e) comprises the steps of: 1 shifting said resulting element in said accumulator for scaling the value of said 2 resulting element; 3 rounding said resulting element; and 4 5 clamping said resulting element.

5

6

7

8

The method as recited in claim 52, wherein said rounding step comprises one of: rounding said resulting element towards zero;

rounding said resulting element towards the nearest unit, wherein said resulting element is rounded away from zero if said resulting element is at least halfway towards the nearest unit; and rounding said resulting element towards the nearest unit, wherein said resulting

element is rounded towards zero if said resulting element is at least halfway towards the nearest unit.

1	14 54.	The method as recited in claim 41, further comprising a step before step (d) of:
2		adding an element previously stored in said accumulator to said resulting element.
1	55.	The method as recited in claim 41, wherein N is any one of: eight, sixteen, thirty-two and
2	sixty-	four.
1	16 56.	The method as recited in claim 55, wherein said N-bit elements are integers.
1	,1 51.	The method as recited in claim 55, wherein each of said first and second vectors has a
2	width	of 64 bits.
	18	17/
1	<b>%</b> .	The method as recited in claim 5, wherein said accumulator is a register having a width
2	equal	to an integer multiple of 64 bits.
1	۱۹ <del>59</del> ′.	The method as recited in claim 58, wherein said accumulator is a register having a width
2	of 192	
1	10 60.	The method as recited in claim 41, wherein said first register, said second register, and
2	said tl	hird register are floating point registers.
1	21 61.	The method as recited in claim 41, wherein said first register, said second register, and
2	said tl	hird register each have a width of 64-bits.
1	22.	A processor for providing extended precision in single instruction multiple data (SIMD)
2		netic operations, comprising:
3	arun	means for executing an arithmetic instruction involving an element of a first
4	vector	r and an element of a second vector to produce a resulting element, said first and second
5		r comprising a plurality of N-bit elements;
6	VCCIO	an accumulator for receiving said resulting element, wherein said resulting
U		an accumulator for receiving said resulting element, wherein said resulting

element is stored in an M-bit element of said accumulator and wherein M is greater than N;

7

		•	
8		means for transforming said resulting element in said accumulator into a width	
9	9 of N-bits; and		
10		means for writing said transformed resulting element to a register.	
	ລາ	22	
1	2 <sup>3</sup> 63.	The processor as recited in claim 62, wherein said accumulator comprises a plurality of	
2	M-bit	elements and wherein said means for executing is repeated for said plurality of elements	
3	of sai	d first and second vectors to produce a plurality of resulting elements that are received by	
4	said a	accumulator and wherein said means for transforming and said means for writing are	
5	perfo	rmed on said plurality of resulting elements.	
	24	3× 0/	
1	<i>54</i> .	The processor as recited in claim 63, wherein means for writing comprises:	
2		selecting a subset of said resulting elements in said accumulator for writing to said	
3	regist	er, said subset being chosen from any one of: the low third bits, the middle third bits, and	
4	the hi	gh third bits of said resulting elements in said accumulator.	
1	25.	The processor as recited in claim 63, wherein M is equal to three times N.	
1	316 88.	The processor as recited in claim 65, wherein N is equal to eight or sixteen.	
	3)67.	The system as recited in claim 63, wherein said resulting elements in said accumulator rapped around the representable range of said resulting elements.	
2 -	are w	rapped around the representable range of said resulting elements.	
1	28 68.	The system as recited in claim 63, further comprising:	
2		dividing said resulting elements stored in said accumulator into a plurality of	
3	subse	ts;	
4		writing each subset to at least one of a plurality of registers, each of said plurality	
5	of registers having a width smaller than said accumulator width.		
	19	22	
1	J 69.	The system as recited in claim 62, further comprising:	
2		means for formatting said resulting element in said accumulator as specified in	
3	said a	rithmetic instruction.	

Appl. No. 09/223,046

The processor as recited in claim 62, wherein said arithmetic instruction is any one of: 1 addition, multiplication and subtraction. 2 371. The processor as recited in claim 62, wherein means for transforming comprises: 1 2 means for shifting said resulting element in said accumulator for scaling the value of said resulting element; 3 means for rounding said resulting element; and means for clamping said resulting element. 5 The processor as recited in claim  $\mathcal{U}$ , wherein said rounding means comprises one of: means for rounding said resulting element towards zero; means for rounding said resulting element towards the nearest unit, wherein said resulting element is rounded away from zero if said resulting element is at least halfway towards 5 the nearest unit; and means for rounding said resulting element towards the nearest unit, wherein said 6 7 resulting element is rounded towards zero if said resulting element is at least halfway towards 8 the nearest unit. The processor as fecited in claim 62, further comprising: 1 means for adding an element previously stored in said accumulator to said 2 resulting element, upon reception of said resulting element by said accumulator. 3 1 The processor as recited in claim 62, wherein N is any one of: eight, sixteen, thirty-two 2 and sixty-four. The processor as recited in claim  $\mathbb{Z}_{+}$ , wherein said N-bit elements are integers. 1 The processor as recited in claim 74, wherein each of said first and said second vectors 1 has a width of 64 bits. 2 The processor as recited in claim  $\mathcal{H}$ , wherein said accumulator is a register having a 1

width equal to an integer multiple of 64 bits.

2